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Abstract—The modular multilevel converter (MMC) is a poten-
tial candidate for medium/high-power applications, specifically
for high-voltage direct current transmission systems. One of
the main challenges in the control of an MMC is to elimi-
nate/minimize the circulating currents while the capacitor volt-
ages are maintained balanced. This paper proposes a control
strategy for the MMC using finite control set model predictive
control (FCS-MPC). A bilinear mathematical model of the MMC
is derived and discretized to predict the states of the MMC one
step ahead. Within each switching cycle, the best switching state
of the MMC is selected based on evaluation and minimization of
a defined cost function. The defined cost function is aimed at the
elimination of the MMC circulating currents, regulating the arm
voltages, and controlling the ac-side currents. To reduce the calcu-
lation burden of the MPC, the submodule (SM) capacitor voltage
balancing controller based on the conventional sorting method is
combined with the proposed FCS-MPC strategy. The proposed
FCS-MPC strategy determines the number of inserted/bypassed
SMs within each arm of the MMC while the sorting algorithm is
used to keep the SM capacitor voltages balanced. Using this strat-
egy, only the summation of SM capacitor voltages of each arm
is required for control purposes, which simplifies the commu-
nication among the SMs and the central controller. This paper
also introduces a modified switching strategy, which not only
reduces the calculation burden of the FCS-MPC strategy even
more, but also simplifies the SM capacitor voltage balancing
algorithm. In addition, this strategy reduces the SM switching
frequency and power losses by avoiding the unnecessary switch-
ing transitions. The performance of the proposed strategies for a
20-level MMC is evaluated based on the time-domain simulation
studies.
Index Terms—Bilinear model, calculation load reduction,
circulating current control, model predictive control (MPC),
modular multilevel converter (MMC).
I. INTRODUCTION
THE MODULAR multilevel converter (MMC) has becomethe most promising converter topology for medium/high
voltage applications, specifically for the high-voltage direct
current (HVDC) converter stations. Compared to other
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multilevel converters, the MMC is modular and scalable,
which can conceptually meet any voltage level requirements.
Furthermore, it can provide a superior harmonic performance
as the output voltage is built based upon stacking up of a
large number of identical submodules (SMs), resulting in a
sinusoidal voltage waveform with less filtering efforts.
One of the main technical challenges associated with the
control of an MMC is the choice of its pulse width modu-
lation (PWM) strategy along with the control of its internal
dynamics, i.e., circulating currents and SM capacitor voltages.
Over the past few years, various PWM and control strategies
have been proposed/investigated for the MMC [1]–[9]. Among
them, model predictive control (MPC)-based strategies, com-
pared to the other strategies, include the nonlinearity of the
MMC dynamics in the control while providing a fast dynamic
response.
The finite control set MPC (FCS-MPC) strategy has been
applied to a wide range of power converters [10]. The main
idea behind the FCS-MPC strategy is to use the finite num-
ber of switching states of a converter to calculate a predefined
cost function associated with the MMC control objectives. The
switching state that results in the minimum value for the cost
function is selected as the best switching state of the con-
verter within the next switching cycle. The FCS-MPC strategy
has an acceptable computational load for majority of power
converters [11]–[14]. However, its real-time application to the
MMC with a large number of SMs, which is the case for
medium/high-voltage applications, is impeded.
One of the first attempts to use the FCS-MPC strategy to
control the MMC is reported in [15] and [16], in which one
step ahead prediction of the ac-side current, circulating cur-
rents, and SM capacitor voltages is calculated for all possible
combination of the switching states, and the switching state
that results in the minimum value for a defined cost func-
tion is selected. In [17] and [18], a current predictive method
with a long prediction horizon is used to control the load cur-
rents within a predetermined boundary around their references
while minimizing the SM capacitor voltage variations and cir-
culating currents. Furthermore, by accounting for the number
of the switching transitions in the defined cost function, the
average switching frequency is minimized as well. In [19], the
FCS-MPC strategy is examined for the control of the MMC
under unbalanced conditions with reduced sensitivity to distur-
bances and measurement noises. In [20], a direct MPC strategy
is used for the control of MMC-STATCOMs while in [21], the
experimental results of the MPC strategy is compared with the
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cascaded proportional-integral controller for a medium-voltage
MMC with two SMs in each arm.
The main drawback of the aforementioned MPC-based
strategies is that in the selection process of the best switching
state, the cost function is calculated for all possible com-
binations of the switching states. As the number of SMs
increases, the number of switching options increases exponen-
tially, which makes the real-time implementation of the MPC
strategy challenging.To address this issue, three independent
predictive controllers are proposed in [22] for the ac-side cur-
rents, circulating currents, and SM capacitor voltages along
with three different cost functions to select the best switch-
ing states. Although this method reduces the calculation load,
the impact of each predictive controller on the other control
variables is not investigated. As the control variables depend
upon each other, this method does not provide the flexibility of
maintaining a trade-off among ac-side current tracking error,
minimizing circulating current and capacitor voltage ripple.
In this paper, a new FCS-MPC strategy is proposed to con-
trol the MMC. The proposed strategy determines the number
of inserted/bypassed SMs within each arm of the MMC while
the conventional sorting algorithm is used to keep the SM
capacitor voltages balanced. A bilinear model of the MMC is
developed to predict the behavior of the MMC states one step
ahead. Using this model, only the summation of SM capacitor
voltages of each arm is required for control purposes, which
simplifies the communication between hundreds of the SMs
and the central controller. A cost function is defined to select
the best number of inserted SMs within each arm to minimize
the ac-side current tracking error and circulating currents and
to maintain the SM capacitor voltages at their references. This
paper also introduces a modified switching strategy, which
not only decreases the calculation burden of the FCS-MPC
strategy even more, but also simplifies the sorting algorithm
for the voltage balancing of the SMs and avoids unnecessary
switching transition of each SM. Performance of the proposed
FCS-MPC strategy for a 20-level MMC is evaluated based on
time-domain simulation studies.
The rest of this paper is organized as follows. In Section II,
the bilinear mathematical model of the MMC is derived and
formulated. In Section III, the proposed indirect FCS-MPC
strategy is presented in details. Section IV reports the simula-
tion results and Section V concludes this paper.
II. BILINEAR MODEL OF THE MMC
The circuit diagram of a three-phase MMC is shown in
Fig. 1 in which each phase-leg consists of two arms, i.e.,
an upper arm (represented by subscript, “u”) and a lower
arm (represented by subscript, “l”). Each arm is comprised
of N series-connected, nominally identical, half-bridge SMs,
one inductor, and one resistor. Each SM can provide two
voltage levels at its terminals, i.e., zero or vCmi,j, m = u, l;
i = 1, 2, . . . , N, j = a, b, c, depending on the state of its two
complementary switches S1 and S2. The resistor R models the
power losses within each arm of the MMC. The series inductor
L limits the short-circuit current of the MMC and removes the
high-frequency harmonics of the arm currents. Considering a
Fig. 1. Circuit diagram of the MMC.
fictitious midpoint in the dc side of Fig. 1, the mathemati-
cal equations, governing the dynamic behavior of MMC in
phase j, are as follows:
Vdc
2
− vu,j − Riu,j − Ldiu,jdt + Rciv,j + Lc
div,j
dt
− vf = 0 (1)
−Vdc
2
+ vl,j + Ril,j + Ldil,jdt + Rciv,j + Lc
div,j
dt
− vf = 0. (2)
Based on Fig. 1, the arm currents iu,j and il,j can be
expressed as follows:
iu,j = −iv,j2 + icir,j
il,j = iv,j2 + icir,j (3)
where icir,j is the circulating current flowing through the three
phases of the MMC and is calculated by
icir,j = iu,j + il,j2 . (4)
Adding (1) and (2) and substituting iv,j for il,j − iu,j
from (3) yield
div,j
dt
= − (R + 2Rc)
L + 2Lc iv,j +
vu,j − vl,j
L + 2Lc +
2vf ,j
L + 2Lc . (5)
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Subtracting (2) from (1) and substituting 2icir,j for iu,j + il,j
from (4), the dynamic equation of circulating current in each
phase is expressed as
dicir,j
dt
= −R
L
icir,j − 12L
(
vu,j + vl,j
) + 1
2L
Vdc. (6)
Each arm voltage is generated based on inserting and
bypassing a specific number of SMs. A controller should
determine the number of inserted SMs within each arm by
calculating the insertion indices nu,j and nl,j for the upper
and lower arms, respectively, to maintain the voltages vu,j
and vl,j at their reference values. When an SM is inserted
into the circuit, depending on the direction of the correspond-
ing arm current, its capacitor voltage is changed. Therefore,
a capacitor voltage balancing algorithm is required to keep
the SM capacitor voltages balanced. This algorithm should
select nu,j (nl,j) of the N SMs within the upper (lower) arm
to be inserted, depending on the direction of arm current and
capacitor voltages.
Assuming that the SM capacitor voltages are well balanced
at their reference values, i.e., vm,j/N where vm,j represents the
summation of all capacitor voltages in arm m of phase j, the
arm voltage is expressed by
vm,j =
nm,jvm,j
N
. (7)
The dynamics of the total capacitor voltages of each arm is
expressed by
dvm,j
dt
= im,j
Cem,j
= nm,j.im,j
C
(8)
where Cem is the effective equivalent capacitance of inserted
SMs in arm m. Substituting for iu,j and il,j from (3) to (8), the
following equations are deduced:
dvu,j
dt
= −nu,j
2C
iv,j + nu,jC icir,j (9a)
dvl,j
dt
= nl,j
2C
iv,j + nl,jC icir,j. (9b)
Substituting for vu,j and vl,j from (7) in (5) and (6),
the external and internal dynamics of the MMC are
represented by
div,j
dt
= −(R + 2Rc)
L + 2Lc iv,j +
nu,jvu,j − nl,jvl,j
N(L + 2Lc) +
2vf ,j
L + 2Lc (10a)
dicir,j
dt
= −R
L
icir,j − 12L
(
nu,jvu,j + nl,jvl,j
)
+ 1
2L
Vdc. (10b)
Based on (9b) and (10b), the state space equation of the
MMC can be expressed by (11) where x =
[
iv,j icir,j vu,j v

l,j
]T
TABLE I
NUMBER OF POSSIBLE CONTROL ACTIONS FOR
THE FCS-MPC STRATEGIES
is the state vector and u = [u1 u2
]T = [nu,j nl,j
]T is the input
vector. Equation (11) as shown at the bottom of the page is in
the standard form of a continuous bilinear system represented
by [23]
x˙(t) = Ax(t) +
2∑
i=1
Bix(t)ui(t) + d(t). (12)
Based on (12) and assuming a sampling time of Ts, the
discrete-time bilinear model of the MMC, based on a forward
Euler approximation, is obtained as
xk+1 = (TsA + I) xk + TsB1xku1,k
+ TsB2xku2,k + Tsdk. (13)
Equations (12) and (13) show that the MMC is a nonlinear
multi input multi output system where the nonlinearity consists
of the products between the states and inputs. Furthermore, as
the number of inputs is lower than the number of controlled
states, the controller design is not a trivial task. On the other
hand, the first state has a sinusoidal reference and transforming
the bilinear model to the rotating dq frame results in time
varying B1 and B2 matrices, which are difficult to handle [24].
As a result, the classical controllers are not sufficiently well-
suited for MMC control. In this paper, an indirect FCS-MPC
based strategy is developed to control the bilinear dynamics
of the MMC.
III. FCS-MPC FORMULATION
In the FCS-MPC strategy, a predefined cost function is cal-
culated one step ahead for all possibilities in the control action,
and the best control action, which minimizes the cost func-
tion, is selected. However, an MMC, especially with a large
number of SMs, has a significant number of switching states,
making the implementation of the FCS-MPC strategy chal-
lenging as the computational burden becomes a major issue.
Although a direct FCS-MPC strategy for an MMC-based back-
to-back HVDC system is introduced in [15], the number of
switching combinations, shown in Table I, grows exponen-
tially as the number of SMs increases. In the direct FCS-MPC
strategy, within each sampling period, N combinations of
x˙(t) =
⎡
⎢⎢
⎣
−R+2RcL+2Lc 0 0 0
0 −RL 0 0
0 0 0 0
0 0 0 0
⎤
⎥⎥
⎦
︸ ︷︷ ︸
A
x(t) +
⎡
⎢⎢
⎣
0 0 1
(L+2Lc)N 0
0 0 − 12NL 0
− 12C 1C 0 0
0 0 0 0
⎤
⎥⎥
⎦
︸ ︷︷ ︸
B1
x(t)u1 +
⎡
⎢⎢
⎣
0 0 0 − 1
(L+2Lc)N
0 0 0 − 12NL
0 0 0 0
1
2C
1
C 0 0
⎤
⎥⎥
⎦
︸ ︷︷ ︸
B2
x(t)u2 +
⎡
⎢⎢⎢
⎣
2vf (t)
L+2Lc
Vdc(t)
2L
0
0
⎤
⎥⎥⎥
⎦
︸ ︷︷ ︸
d
(11)
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2N options, i.e., C2NN , in each phase are considered to select the
best one.
To resolve this issue, an indirect FCS-MPC strategy can be
used to determine the insertion indices nu,j and nl,j while a
sorting algorithm carries out the SM capacitor voltage bal-
ancing task. By considering the developed bilinear model of
the MMC in (11), not only the power flow is controlled, but
also the circulating currents and capacitor voltages are regu-
lated at their reference values. In the proposed strategy, the
number of control actions is equal to (N + 1)2, since there
exist N + 1 voltage levels to be selected in each arm. As
listed in Table I, compared with the direct MPC strategy
in [15], the number of switching states of the proposed indirect
FCS-MPC is significantly reduced. Furthermore, in the direct
FCS-MPC strategy, the FCS-MPC controller should collect
all of the SM capacitor voltages to select the next inserted
SMs. This requires the transmission of all SM capacitor volt-
age information to the main controller processor. However, in
the proposed indirect FCS-MPC strategy, a field programmable
gate array (FPGA) can be used as a local controller to execute
the sorting algorithm without involving the central controller.
Consequently, instead of collecting a large number of mea-
sured SM capacitor voltages, only their summation is sent to
the central controller. The central controller, which is typi-
cally a digital signal processing (DSP), executes the indirect
FCS-MPC strategy by receiving the required measurements
from the FPGA. Subsequent to the execution of the indirect
FCS-MPC strategy in the DSP, only the insertion indices are
sent to the FPGA. This arrangement results in a lower commu-
nication delay and easier installation and maintenance of the
system.
A. Indirect FCS-MPC Strategy Using the Bilinear Model
This subsection presents the indirect FCS-MPC strategy for
the selection of the best insertion index of each arm. The
bilinear model of the MMC presented in Section II is used
to predict the behavior of the MMC one step ahead. This pre-
diction is performed for all possible insertion indices in each
arm. Subsequently, the index that minimizes the cost function
is selected. The cost function for each phase is defined as
follows:
Jj = c1
∣∣iv,j,ref − iv,j
∣∣ + c2
∣∣icir,ref − icir,j
∣∣
+ c3
∣∣∣vdc,ref − vu,j
∣∣∣ + c4
∣∣∣vdc,ref − vl,j
∣∣∣ (14)
where each state and its reference are evaluated at time step
k + 1, and the coefficients c1 to c4 are weighting factors,
which determine the relative importance/priority of each con-
trol objective. All the states are predicted within time step
k + 1 using (13) and the measurements of the states within
time step k.
The first term in the cost function (14) represents the
tracking error of the ac-side current. The ac-side reference
current is generated based on power equations in the rotating
dq frame [25]. The second term in (14) is to minimize the
ac components of the circulating current. The reference for
the circulating current is calculated based on the real power
transferred to the dc side by
Idc,ref = − PVdc,ref , Icir,ref =
Idc,ref
3
. (15)
The third and fourth terms in (14) are to maintain the
summation of the SM capacitor voltages of each arm at its
reference value. The sorting algorithm balances the individ-
ual SM capacitor voltages. This means that the SM capacitors
have the same voltages within each time instance. As a result,
by regulating the summation of all SM capacitor voltages at its
reference value, not only the magnitude of SM capacitor volt-
age ripple decreases, but also its average voltage is regulated
at Vdc/N.
The following steps summarize the proposed indirect
FCS-MPC strategy:
1) one step ahead prediction of the states using (13) for all
possible values of nu,j and nl,j, i.e., (N + 1)2 options in
total;
2) selection of the insertion indices nu,j and nl,j that
minimize the cost function (14);
3) carrying out the capacitor voltage balancing task based
on the sorting algorithm and the insertion indices.
B. Calculation Burden Reduction
Although the proposed indirect FCS-MPC strategy, com-
pared to the direct FCS-MPC strategy, significantly reduces
the calculation burden, it still should deal with a large num-
ber of switching options for an MMC with hundreds of SMs
in each phase-leg. In this subsection, a method to reduce
the number of switching options in the FCS-MPC strategy is
proposed.
The reduction of the number of switching control actions
within each time step is achieved by considering only the
neighboring index values with respect to their previously
applied values. This consideration is sensible as multistep
jumps in the number of inserted SMs are not desirable.
Consequently, there is no need to consider all the options for
the insertion index and a limited neighborhood for the current
index suffices. In this paper, at most one change in the inser-
tion index of each arm is considered within each time step,
which reduces the number of possible actions options to 9
for each leg. This, in turn, simplifies the sorting algorithm
as well. Having only one possible change in the insertion
index, instead of sorting all of the SM voltages, it is suf-
ficient to find the minimum/maximum of the SM voltages,
which is quite straightforward. If the calculated new index
is the same as the previous one, no change in the state of
the inserted SMs occurs. If the new index is one level higher
than the previous one, it is sufficient to insert one of the
bypassed SMs while keeping all the inserted SMs. In this
situation, based on the direction of the corresponding arm
current, two decisions can be made. If the current is posi-
tive (charging capacitors), the SM with the minimum voltage
among the bypassed ones is turned on. If the current is negative
(discharging capacitors), the SM with the maximum capaci-
tor voltage among the bypassed ones is turned on. If the new
index is lower than its previous value, it is sufficient to turn
off one of the inserted SMs without changing the status of
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(a) (b)
Fig. 2. Implementation block diagram of the reduced indirect FCS-MPC strategy with voltage tolerance band. (a) Insertion index calculation. (b) Modified
sorting algorithm.
bypassed ones. In this case, for a positive current, the SM
with the maximum voltage among the inserted ones is turned
off while for a negative current, the SM with the minimum
voltage among the inserted ones is turned off.
Applying this strategy, within each execution period of the
FCS-MPC strategy, the switching status of at most one SM
is changed. As a result, the maximum switching frequency of
each SM is limited to fs/N where fs = 1/Ts. However, by
considering the fact that the insertion index does not change
within some of the execution periods of the FCS-MPC strat-
egy, the average switching frequency of the SMs drops below
fs/2N in the steady state.
With adopting this method to insert/bypass SMs, it is possi-
ble that the SM that stays inserted or bypassed for a long time,
experiences a larger voltage variation than the desired toler-
ance band. In this paper, the acceptable peak-to-peak value
of the SM capacitor voltage tolerance band is set to 2%,
that is
∣∣
∣∣
vbound,m,j − vmean,m,j
vmean,m,j
∣∣
∣∣ < 0.01
where
vmean,m,j =
vm,j
N
. (16)
To control the voltage tolerance band of capacitor voltages,
the SM capacitor voltages are measured/monitored. If an SM
capacitor voltage exceeds its voltage band, its switching state
is changed, and in the selection process of the sorting algo-
rithm, its voltage is also considered in selecting the maximum
or minimum SM voltages. The procedure to implement the
proposed control strategy is summarized in the diagram of
TABLE II
SIMULATION PARAMETERS
Fig. 2. By considering the capacitor voltage tolerance band,
the switching frequency of each SM is increased. However,
the magnitude of the SM capacitor voltage fluctuation is
maintained within an acceptable range.
IV. SIMULATION RESULTS
To evaluate the performance of the proposed control strate-
gies, a three-phase MMC with 20 SMs per arm, as shown in
Fig. 3 is simulated. The parameters of the simulated system
are listed in Table II.
The set-points for the transferred real and reactive power at
t = 0 are set to 25 MW and 0 MVar, respectively. A real power
flow reversal command is applied at t = 0.12 s by changing
the reference of real power to Pref = −25 MW. This scenario
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Fig. 3. Control block diagram of the MMC.
is applied in all case studies in the following subsections. The
coefficients of the cost function in (14) are set to c1 = 1,
c2 = 0.5, and c3 = c4 = 0.005.
A. Indirect FCS-MPC Strategy
The simulation results of the indirect FCS-MPC strategy,
presented in Section III-A, are shown in Fig. 4. The con-
ventional sorting algorithm [6] is used to maintain the SM
capacitor voltages balanced while the FCS-MPC strategy cal-
culates the insertion indices for the upper and lower arms of
each phase.
Fig. 4 shows the dynamic response of the MMC to the
power flow reversal command. Fig. 4(a) shows the corre-
sponding changes in the transferred real and reactive power.
The summation of the SM capacitor voltages in the upper
arm of phase a (vu,a) is shown in Fig. 4(b). The rip-
ple magnitude of the summation of all capacitor voltages
around the reference value is less than 1.5%, even dur-
ing the real power reversal transient. Fig. 4(c) shows the
circulating current of phase a (icir,a), which follows its ref-
erence during steady state and transient. Fig. 4(d) shows
phase-a current, which tracks its sinusoidal reference fairly
quickly. The SM capacitor voltages of the upper arm in
phase a (vCu,a) are shown in Fig. 4(e). As shown, the sort-
ing algorithm maintains all the capacitor voltages balanced.
The 2% tolerance band of the SM capacitor voltages defined
in (16), is shown with the dashed lines. The results shown
in Fig. 4 verifies that the indirect FCS-MPC strategy is able
to minimize the ac-side current tracking error and circulating
current, and to maintain the SM capacitor voltages at their
references.
B. Reduced Indirect FCS-MPC Strategy
The simulation results of the reduced indirect FSC-MPC
strategy, presented in Section III-B, are shown in Fig. 5.
In this strategy, within each sampling period, at most one
change in each insertion index is allowed. The SM capac-
itor voltages are kept balanced based on using the sorting
algorithm till t = 0.055 s, when the voltage balancing is car-
ried out by changing the status of the SM with minimum
(a)
(b)
(c)
(d)
(e)
Fig. 4. Simulation results of the indirect FCS-MPC strategy. (a) Real
and reactive power. (b) Summation of the SM capacitor voltages in the
upper arm of phase a. (c) Phase-a circulating current. (d) Phase-a current.
(e) SM capacitor voltages in the upper arm of phase a.
or maximum voltage as explained in Section III-B, after-
wards. Although the switching frequency of the SMs and the
calculation burden of the FCS-MPC strategy decrease signif-
icantly, all the waveforms still closely follow their references
within an acceptable range. The waveforms shown in Fig. 5
are identical to those in Fig. 4. In Fig. 5(a), the transient
time for power reversal increases to 7 ms, compared to 5 ms
for the indirect FCS-MPC strategy. The tolerance band of
the SM capacitor voltage summation, as shown in Fig. 5(b),
increases to 1.8% peak to peak, while the circulating current,
shown in Fig. 5(c), is not changed. In addition, subsequent
to the transient, it takes around 5 ms for the ac-side current
in Fig. 5(d) to follow its reference, compared to 3 ms for the
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(a)
(b)
(c)
(d)
(e)
Fig. 5. Simulation results of the reduced indirect FCS-MPC strategy. (a) Real
and reactive power. (b) Summation of the SM capacitor voltages in the
upper arm of phase a. (c) Phase-a circulating current. (d) Phase-a current.
(e) SM capacitor voltages in the upper arm of phase a.
indirect FCS-MPC strategy. The capacitor voltages of all SMs
in upper arm of phase a are shown in Fig. 5(e). Although the
SM voltages are closely maintained at their reference value,
i.e., Vu,a/N, the magnitude of the capacitor voltages of some
of the SMs exceed the 2% tolerance band depicted by dashed
lines. The results of Fig. 5 verify satisfactory performance of
the reduced indirect FCS-MPC strategy in response to power
reversal command, with sacrificing the magnitude of the SM
capacitor voltage variations.
C. Reduced Indirect FCS-MPC Strategy With Tolerance
Band on the SM Capacitor Voltages
The simulation results of the reduced FCS-MPC strategy
by considering a 2% tolerance band on the magnitude of the
SM capacitor voltages are shown in Fig. 6. The waveforms
shown in Fig. 6 are identical to those in Fig. 5. By controlling
the voltage tolerance band of the capacitor voltages, which
results in a slight increase in the switching frequency of the
SMs, the transition time of the power reversal decreases to
6 ms, the ripple component of vu,a decreases to 1.7% peak to
peak, and the transition time of the ac-side current decreases
to 4 ms. In addition, Fig. 6(e) shows that all SM capacitor
voltages are kept within the 2% tolerance band. The results
of Fig. 5 verify the capability of reduced indirect FCS-MPC
strategy with the tolerance band control in maintaining the SM
capacitor voltages within the acceptable range while providing
satisfactory performance in the control of other state variables.
(a)
(b)
(c)
(d)
(e)
Fig. 6. Simulation results of the reduced indirect FCS-MPC strategy with 2%
tolerance band on the capacitor voltage ripples. (a) Real and reactive power.
(b) Summation of the SM capacitor voltages in the upper arm of phase a.
(c) Phase-a circulating current. (d) Phase-a current. (e) SM capacitor voltages
in the upper arm of phase a.
D. Power Losses, Switching Frequency, and Voltage
Tracking Error Comparison
The performance of the proposed strategy, in terms of
power losses, switching frequency, SM capacitor voltage track-
ing error, and total harmonic distortion (THD), are compared
with the FCS-MPC strategies presented in [22] and circulat-
ing current suppressing controller (CCSC) presented in [2].
The comparison results are listed in Table III. The estimated
switching and conduction losses are calculated as the per-
centage of the transferred real power based on the IGBT
5SNA1300K450300 datasheet information. The applied loss
calculation method is based on the characteristic curves of
the semiconductor devices and simulated currents and volt-
ages as described in [26]. The junction temperature is set to
Tj = 125 ◦C. The average switching frequency of the MMC for
all strategies is calculated as the average switching frequency
of all SMs from the activation time of the reduced FCS-MPC
strategy, i.e., t1 = 0.055 s, till the end of simulation time,
i.e., t2 = 0.25 s as follows:
fave =
∑
j=a,b,c
∑
m=l,u
20∑
i=1
fmi,j (17)
where fmi,j is the average switching frequency of ith SM in
the arm m of phase j.
The average deviation of the SM capacitor voltages from
their mean value vmean,m,j provided in (16), at sampling instant
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TABLE III
COMPARISON OF POWER LOSSES, SWITCHING FREQUENCY,
VOLTAGE TRACKING ERROR, AND THD FOR
VARIOUS MMC CONTROL STRATEGIES
k, is calculated by
vmean,error,k = 1120
∑
j=a,b,c
∑
m=l,u
20∑
i=1
∣∣vC,mi,j,k − vmean,m,j,k
∣∣
(18)
and the average deviation of the SM capacitor voltages
from their reference value vdc/N, at sampling instant k, is
calculated by
vref,error,k = 1120
∑
j=a,b,c
∑
m=l,u
20∑
i=1
∣∣∣vC,mi,j,k − vdcN
∣∣∣. (19)
The voltage errors shown in Table III are the average values
of (18) and (19) within the time period t1 to t2.
As shown in Table III, the switching frequency, power
losses, and THD of the indirect FCS-MPC strategy using
the sorting algorithm is in the order of controllers proposed
in [2] and [22]. However, in the proposed indirect FCS-MPC
strategy, by considering the summation of SM capacitor volt-
age tracking error as a term in the cost function (14), smaller
tracking error of reference voltage is resulted for each SM. As
expected, the reduced indirect FCS-MPC strategy has the same
conduction losses as the indirect strategy while the switch-
ing frequency and switching losses are reduced approximately
20 times. Although in the reduced indirect FCS-MPC method,
the tracking voltage error from the mean voltage is increased,
the tracking reference voltage error remains the same. On the
other hand, comparing the switching losses and frequency of
the reduced indirect FCS-MPC strategy with and without the
tolerance band control of the SM capacitor voltages shows that
despite the limited magnitude of the SM capacitor voltage rip-
ple, the switching losses and frequency are slightly increased.
Comparing the proposed reduced indirect FCS-MPC strategy
with the method C2 in [22] confirms the superiority of the pro-
posed method in terms of SM capacitor voltage control with
less switching frequency and power losses.
(a)
(b)
(c)
(d)
Fig. 7. Simulation results of various control strategies. (a) d-axis current
component of the ac-side current. (b) Summation of the SM capacitor voltages
in the upper arm of phase a. (c) Phase-a circulating current. (d) SM capacitor
voltages in the upper arm of phase a.
E. Dynamic Response Comparison
The simulation results show that in the reduced indirect
FCS-MPC strategy, transferred real power, ac-side currents,
and capacitor voltages follow their references as desired.
Although the steady-state responses are the same for both
the indirect and reduced indirect FCS-MPC strategies, the
reduced FCS-MPC strategy shows a slower dynamic response.
In Fig. 7(a), the d-axis current component of the ac-side cur-
rent for all control strategies during power reversal command
is shown. As expected, the reduced FCS-MPC strategy has
a slower response since the rate of changes of its switch-
ing transitions is limited. However, the indirect FCS-MPC
strategy provides a faster dynamic response compared to the
CCSC strategy with the same average switching frequency. On
the other hand, although the reduced indirect FCS-MPC has
the same speed as the CCSC method, it is slower than the
FCS-MPC methods proposed in [22].
Fig. 7(b) shows the summation of the SM capacitor volt-
ages in the upper arm of phase a (vu,a), for the control methods
in [2] and [22]. The results of Fig. 7(b) confirm the superiority
of the proposed strategy in terms of the SM capacitor volt-
age control. The circulating current of phase a (icir,a) for the
FCS-MPC methods in [22] is shown in Fig. 7(c). As shown
in Fig. 7(c), the proposed strategy in [22], compared to the
proposed indirect and reduced indirect FCS-MPC strategies,
shows a slower dynamic response for circulating currents. The
SM capacitor voltages in the upper arm in phase a (vCu,a)
are shown in Fig. 7(d) for the FCS-MPC method C2 in [22].
Although the switching frequency is higher than that of the
reduced indirect FCS-MPC strategy with the tolerance band
presented in Fig. 6(e), the magnitude of the SM capacitor
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voltage ripple exceeds the 2% tolerance band depicted by
dashed lines.
V. CONCLUSION
In this paper, an indirect FCS-MPC strategy is proposed
for the control of the MMC. A discrete bilinear mathemati-
cal model of the MMC is developed to predict the one-step
ahead behavior of the MMC. A cost function is defined to
select the best insertion index of each arm to minimize the
ac-side currents tracking error and the circulating currents,
and to maintain the summation of the SM capacitor volt-
ages of each arm at their reference values. The proposed
FCS-MPC strategy is combined with the conventional sorting
algorithm to obtain a reasonable computational burden. This
paper also introduces a modified switching strategy, which
leads to even less calculation burden and simpler sorting algo-
rithm for an MMC with a large number of SMs in each arm.
In addition, the communication load between the MMC and
its central controller is reduced, and the unnecessary switching
transitions of the SMs are avoided. Simulation results are pro-
vided to confirm and validate the effectiveness of the proposed
strategies.
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